

8-bit Microcontroller

KM101EF94 Series Datasheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation Japan and shall not be reproduced without permission from Nuvoton.

*Nuvoton is providing document only for reference purposes of
KM101EF94 Series based system design.
Nuvoton assumes no responsibility for errors or omissions.
All data and specifications are subject to change without notice.*

For additional information or question, please contact Nuvoton Technology Corporation Japan.

www.nuvoton.co.jp

1.1 Overview

1.1.1 Overview

The KM101E series of 8-bit single-chip microcomputers (the memory expansion version of KM101C series) incorporate multiple types of peripheral functions. This chip series is well suited for camera, VCR, MD, TV, CD, LD, printer, telephone, home automation, pager, air conditioner, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a simple efficient instruction set. KM101EF94G has an internal 128 KB of ROM and 6 KB of RAM. KM101EF94F has an internal 96 KB of ROM and 6 KB of RAM. Peripheral functions include 5 external interrupts, 29 internal interrupts including NMI, 11 timer counters, 6 types of serial interfaces, A/D converter, LCD driver, 2 types of watchdog timer, data automatic function and buzzer output. The system configuration is suitable for in camera, timer selector for VCR, CD player, or minicomponent.

With 5 oscillation systems (high-speed (internal frequency: 20 MHz), high-speed (crystal/ceramic frequency: max. 10 MHz) / low-speed (internal frequency: 30 kHz), low-speed (crystal/ceramic frequency: 32.768 kHz) and PLL: frequency multiplier of high frequency) contained on the chip, the system clock can be switched to high-speed frequency input (NORMAL mode), PLL input (PLL mode), or to low-speed frequency input (SLOW mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for the system can be selected by switching its frequency ratio by programming. High speed mode has the normal mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2), and the double speed mode which is based on the clock not dividing fpll.

A machine cycle (minimum instruction execution time) in the normal mode is 200 ns when the original oscillation fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum).

1.1.2 Product Summary

This manual describes the following model.

Table:1.1.1 Product Summary

Model	ROM Size	RAM Size	Classification	Package
KM101EF94G	128 KB	6 KB	Flash EEPROM version	100 Pin LQFP
KM101EF94F	96 KB	6 KB		

1.2 Hardware Functions

■ Feature

- ROM / RAM capacity:
 - KM101EF94G: ROM 128 KB / RAM 6 KB
 - KM101EF94F:ROM 96 KB / RAM 6 KB
- Package:
 - LQFP100-P-1414C (14 mm × 14 mm / 0.5 mm pitch, halogen free)

Nuvoton "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine : 900 ppm (Maximum Concentration Value)
- Chlorine : 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine : 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21. Antimony and its compounds are not added intentionally.

- Machine Cycle:
 - NORMAL mode
 - 0.05 μ s/ 20 MHz (2.7 V to 5.5 V)
 - 0.125 μ s/ 8 MHz (1.8 V to 5.5 V)
 - SLOW mode
 - 62.5 μ s/ 32 kHz (1.8 V to 5.5 V)
- Oscillation Circuit
 - High-speed (Internal oscillation: frc = 16MHz)
 - High-speed (External oscillation: fosc)
 - Low-speed (Internal oscillation: frcs = 32.5kHz)
 - Low-speed (External oscillation: fx)
- PLL:
 - PLL clock (fpll): fosc multiplied by 2, 3, 4, 5, 6, 8, 10
 - frc multiplied by 2, 2.5
- Memory Bank
 - Data area consists of memory banks 0 to 2 with each bank consisting of 64 KB.
- Operation Mode
 - NORMAL/SLOW/HALT/LP/STOP
- Operating Voltage: 1.8 V to 5.5 V
- Operation Ambient Temperature: -40 °C to +85 °C
- External Interrupts: 5
 - IRQ0/IRQ1/IRQ2/IRQ3/IRQ4

- Timer Counter: 11

- General-purpose 8-bit timer × 5
- General-purpose 16-bit timer × 2
- Motor control 16-bit timer × 1
- 8-bit free-run timer × 1
- Time-base timer × 1
- Baud rate timer × 1

Timer 0 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2 bits) type PWM output, event count, simple pulse width measurement
- Clock source
fppll-div, fppll-div/4, fppll-div/16, fppll-div/32, fppll-div/64, fppll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output
- Real-time control
Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

Timer 1 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), event count
16-bit cascade connection (connected with timer 0)
- Clock source
fppll-div, fppll-div/4, fppll-div/16, fppll-div/32, fppll-div/64, fppll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

Timer 2 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2 bits) type PWM output, event count, simple pulse width measurement,
24-bit cascade connection (connected with timer 0, 1), timer synchronous output
- Double-buffered compare register (× 1)
- Clock source
fppll-div, fppll-div/4, fppll-div/16, fppll-div/32, fppll-div/64, fppll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output
- Real-time control
Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

Timer 3 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), event count
16-bit cascade connection (connected with timer 2),
32-bit cascade connection (connected with timer 0, 1, 2)
- Double-buffered compare register (× 1)
- Clock source
fppll-div, fppll-div/4, fppll-div/16, fppll-div/32, fppll-div/64, fppll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

Timer 4 (General-purpose 8-bit timer)

- Square wave output (Timer pulse output), added pulse (2-bit) type PWM output, event count, simple pulse width measurement
- Clock source
fppll-div, fppll-div/4, fppll-div/16, fppll-div/32, fppll-div/64, fppll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

Timer 6 (8-bit free-run timer, time-base timer)

8-bit free-run timer

- Clock source
fpll-div, fpll-div/2², fpll-div/2³, fpll-div/2¹², fpll-div/2¹³, fs, fslow,
fslow/2², fslow/2³, fslow/2¹², fslow/2¹³

Time-base timer

- Interrupt generation cycle
fpll-div/2⁷, fpll-div/2⁸, fpll-div/2⁹, fpll-div/2¹⁰, fpll-div/2¹³,
fpll-div/2¹⁵, fslow/2⁷, fslow/2⁸, fslow/2⁹, fslow/2¹⁰, fslow/2¹³, fslow/2¹⁵

Timer 7 (General-purpose 16-bit timer)

- Clock source
fpll-div, fs, external clock, timer A output, serial 0 transfer clock output,
timer 6 compare match cycle divided by 1, 2, 4, 16
- Hardware configuration
Double-buffered compare register (× 2)
Double-buffered input capture register (× 2)
Timer interrupt (× 2 vector)
- Timer function
Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous
changeable), timer synchronous output, event count,
input capture function (both edges operable)
- Real-time control
Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low",
or "High Impedance" at falling edge of external interrupt 0 (IRQ0)

Timer 8 (General-purpose 16-bit timer)

- Clock source
fpll-div, fs, external clock, timer A output, timer 6 compare match cycle divided by 1, 2, 4, 16
- Hardware configuration
Double-buffered compare register (× 2)
Double-buffered input capture register (× 1)
Timer interrupt (× 2 vector)
- Timer function
Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous
changeable), event count, pulse width measurement,
input capture function (both edges operable)
32-bit cascade connection (connected with timer 7), 32-bit PWM output,
input capture is available in 32-bit cascade

Timer 9 (Motor control 16-bit timer)

- Clock source
fpll-div, fs, external clock, Timer A output divided by 1, 2, 4, 16
- Hardware configuration
Double-buffered compare register (× 2)
Timer interrupt (× 3 vector)
- Timer function
Square wave output (Timer pulse output), complementary 3-phase PWM output, triangle wave
and saw tooth wave are supported,
dead time insertion available, event count
- Pin output control
PWM output control is possible by external interrupt 0 to 4 (IRQ 0 to 4)
("High Impedance", output data fixed)

Timer A (Baud rate timer)

- Clock output for peripheral functions
- Clock source
 - fpll-div divided by 1, 2, 4, 8, 16, 32, and fs divided by 2, 4

- Watchdog Timer

Overrun detection cycle is selectable from $fs/2^{16}$, $fs/2^{18}$, $fs/2^{20}$
Forced to reset inside LSI by hardware when a software processing error is detected twice

- Watchdog Timer 2

Overrun detection cycle is selectable from $frcs/2^4$, $frcs/2^5$, $frcs/2^6$, $frcs/2^7$, $frcs/2^8$, $frcs/2^9$, $frcs/2^{10}$,
 $frcs/2^{11}$, $frcs/2^{12}$, $frcs/2^{13}$, $frcs/2^{14}$, $frcs/2^{15}$
Forced to reset inside LSI by hardware when a software processing error is detected twice

- Synchronous Output

Latch data is output from port 8 at the event timing of synchronous output signal of timer 1, timer 2, timer 7, or external interrupt2 (IRQ2)

- Buzzer Output

Output frequency can be selected from $fpll-div/2^9$, $fpll-div/2^{10}$, $fpll-div/2^{11}$, $fpll-div/2^{12}$, $fpll-div/2^{13}$,
 $fpll-div/2^{14}$, $fslow/2^3$, $fslow/2^4$

- A/D Converter

10-bit × 19 channels

- Data Automatic Transfer

Data is automatically transferred in all memory space

- External interrupt activation/internal event activation/software activation
- Max. 255 byte continuous transfer
- Serial continuous transmission and reception is supported
- Burst transfer function (Including interrupt emergency stop)

- Serial Interface: 6 systems

Serial Interface 0 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source
 - $fpll-div/2$, $fpll-div/4$, $fpll-div/16$, $fpll-div/64$, $fs/2$, $fs/4$,
 - Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

Serial Interface 1 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

Serial Interface 2 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8
- 38 kHz Carrier pulse output

Serial Interface 3 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A)

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8

Serial Interface 4 (Multi master IIC / Clock synchronous serial interface)

Clock synchronous serial interface

- Transfer clock source
fpll-div/2, fpll-div/4, fpll-div/8, fpll-div/32, fs/2, fs/4,
Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Multi master IIC

- 7, 10-bit slave address is selectable
- General call communication mode is supported

Serial Interface 5 (Full duplex UART / Clock synchronous serial interface)

Clock synchronous serial interface

- MSB/LSB first selectable, number of bits to transfer is selectable from 1 to 8
- Continuous transmission, continuous reception, continuous transmission and reception are available.

Full duplex UART

- Parity check, overrun error/framing error are detected
- Number of bits to transfer is selectable from 7 to 8
- Clock output for IC card interface

- Auto Reset Circuit
- Low Voltage Detection Circuit
- Clock Monitoring Function
- LED Driver: 8
- LCD Driver

Segment output

Maximum 55 pins (SEG0 to SEG54)

Segment output pins can be switched to I/O ports individually.

* At reset, Segment outputs are input ports.

Common output: 8 pins

COM0 to 3 and COM0A to 3A can be switched to I/O ports in 1 bit.

* COM0A to 3A are shared with SEG0 to 3

Display mode selection

Static

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias
- 1/8 duty, 1/3 bias

LCD driver clock

When the source clock is the main clock (fp11)

1/218, 1/217, 1/216, 1/215, 1/214, 1/213, 1/212, 1/211

When the source clock is the sub clock (fslow)

1/29, 1/28, 1/27, 1/26

Timer 0 to 4, Timer A output

LCD power supply

LCD power supply is separated from VDD5. (can be used when $V_{LC1} \leq V_{DD5}$)

External power supply voltage can be selectable, and is supplied from VLC1, VLC2 and VLC3.

Internal resistors can divide the voltage input to VLC1.

1.3 Pin Description

1.3.1 Pin configuration




Figure:1.3.1 Pin Configuration

1.3.2 Pin Functions

Table:1.3.1 Pin Functions

Pins	Pin No.	I/O	Functions	Descriptions
VSS	14, 22	-	Power supply	Supply 1.8 V to 5.5 V to V _{DD5} , and 0 V to V _{SS} . Connect 0.1 μF and more than 1 μF of bypass capacitor for internal power stabilization
VDD5	17	-	Internal power output	Outputs internal power voltage 1.8 V. Connect 0.1 μF and more than 1 μF of bypass capacitor between V _{DD18} and V _{SS} pins for internal power stabilization.
OSC1	15	Input	High-speed oscillation clock input	Connect these oscillation pins to ceramic oscillator or crystal oscillator for high-speed operation clock. For external clock input, input to OSC1 and open OSC2.
OSC2	16	Output	High-speed oscillation clock output	
XI	12	Input	Low-speed oscillation clock input	Connect these oscillation pins to ceramic oscillator or crystal oscillator for low-speed operation clock.
XO	13	Output	Low-speed oscillation clock output	
NRST	11	Input	Reset [Active low]	The LSI is reset when NRST pin is driven to low-level. NRST pin has an internal pull-up resistor (Typical 50 kΩ), and Nch open-drain output. If a capacitor is connected between NRST and V _{SS} , it is recommended that a discharge diode be placed between NRST and V _{DD5} .
ATRST	10	Input	Auto reset control	Pull-up (when auto reset function is enabled) or pull-down (when auto reset function is disabled) the pin with the resistor.
P00	23	I/O	I/O port 0	General-purpose I/O ports.
P01	24			
P02	25			
P03	26			
P04	27			
P05	28			
P06	29			
P07	30			
P10	88	I/O	I/O port 1	
P11	87			
P12	86			
P13	85			
P14	84			
P15	83			
P16	82			
P20	31	I/O	I/O port 2	
P21	32			
P22	33			
P23	34			
P24	35			
P27	11	Input	Input port 2	P27 is an Nch open-drain port, and a low-level is output by setting the P2OUT7 flag of P2OUT register to "0". (Software reset)
P30	81	I/O	I/O port 3	General-purpose I/O ports.
P31	80			
P32	79			
P33	78			
P34	77			
P35	76			
P36	75			
P40	74	I/O	I/O port 4	
P41	73			
P42	72			
P43	71			
P44	70			
P45	69			
P46	68			
P47	67			
P50	59	I/O	I/O port 5	
P51	60			
P52	61			
P53	62			
P54	63			
P55	64			
P56	65			
P57	66			

Pins	Pin No.	I/O	Functions	Descriptions	
P61 P62 P63 P64 P65 P66 P67	58 57 56 55 54 53 52	I/O	I/O port 6	General-purpose I/O ports.	
P70 P71 P72 P73 P74 P75 P76 P77	51 50 49 48 47 46 45 44	I/O	I/O port 7		
P80 P81 P82 P83 P84 P85 P86 P87	43 42 41 40 39 38 37 36	I/O	I/O port 8		
P92 P93 P94 P95	89 90 91 92	I/O	I/O port 9		
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7	1 2 3 4 5 6 7 8	I/O	I/O port A		
PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7	100 99 98 97 96 95 94 93	I/O	I/O port B		
SBO0A SBO0B SBO1A SBO1B SBO1C SBO2A SBO2B SBO2C SBO3A SBO3B SBO3C SBO4A SBO4B SBO4C SBO5A SBO5B SBO5C	26 71 59 46 94 54 81 97 28 74 89 50 78 98 6 3 86	Output	Serial interface data output		Transmission data output pins for serial interface 0, 1, 2, 3, 4 and 5.

Pins	Pin No.	I/O	Functions	Descriptions
SBI0A SBI0B SBI1A SBI1B SBI1C SBI2A SBI2B SBI2C SBI3A SBI3B SBI3C SBI4A SBI4B SBI4C SBI5A SBI5B SBI5C	25 70 60 45 93 53 80 96 29 73 88 51 76 100 5 2 85	Input	Serial interface data input	Reception data input pins for serial interface 0, 1, 2, 3, 4 and 5.
SBT0A SBT0B SBT1A SBT1B SBT1C SBT2A SBT2B SBT2C SBT3A SBT3B SBT3C SBT4A SBT4B SBT4C SBT5A SBT5B SBT5C	27 69 61 44 92 52 79 95 30 72 87 49 77 99 4 1 84	I/O	Serial interface clock I/O	Clock I/O pins for serial interface 0, 1, 2, 3, 4 and 5.
TXD0A TXD0B TXD1A TXD1B TXD1C TXD2A TXD2B TXD2C TXD3A TXD3B TXD3C TXD5A TXD5B TXD5C	26 71 59 46 94 54 81 97 28 74 89 6 3 86	Output	UART data output	In the serial interface 0, 1, 2, 3 and 5 in UART mode, these pins are configured as the transmission data output pin.
RXD0A RXD0B RXD1A RXD1B RXD1C RXD2A RXD2B RXD2C RXD3A RXD3B RXD3C RXD5A RXD5B RXD5C	25 70 60 45 93 53 80 96 29 73 88 5 2 85	Input	UART data input pins	In the serial interface 0, 1, 2, 3 and 5 in UART mode, these pins are configured as the reception data input pin.
SDA4A SDA4B SDA4C	50 78 98	I/O	IIC data I/O	In the serial interface 4 in IIC mode, these pins are configured as the data input / output pin.
SCL4A SCL4B SCL4C	49 77 99	I/O	IIC clock I/O	In the serial interface 4 in IIC mode, these pins are configured as the clock input / output pin.

Pins	Pin No.	I/O	Functions	Descriptions
OCD_DATA	23	I/O	On-board programmer data I/O	Data I/O pin and clock input pin for the on-board programmer.
OCD_CLK	24	Input	On-board programmer clock input	Refer to [Chapter 21 Internal Flash Memory] of LSI User's Manual .
TM0IOA TM0IOB TM0IOC TM1IOA TM1IOB TM1IOC TM2IOA TM2IOB TM2IOC TM3IOA TM3IOB TM3IOC TM4IOA TM4IOB TM4IOC	1 27 88 2 57 86 3 27 87 4 56 85 5 55 84	I/O	8-bit timer I/O	Event count clock input, timer output, and PWM signal output pins for 8-bit timer 0 to 4.
BUZZERA NBUZZERA BUZZERB NBUZZERB	66 65 83 82	Output	Buzzer output	Piezoelectric buzzer output pin.
TM7IOA TM7IOB TM7IOC TM8IOA TM8IOB TM8IOC TM9IOA TM9IOB	6 25 83 7 26 82 8 24	I/O	16-bit timer I/O	Event count clock input, timer output, and PWM signal output pins for 16-bit timer 7, 8 and 9.
TM9OD0 TM9OD1 TM9OD2 TM9OD3 TM9OD4 TM9OD5	43 42 41 40 39 38	Output	16-bit timer output	Timer output and PWM signal output pins for 16-bit timer.
SDO0 SDO1 SDO2 SDO3 SDO4 SDO5 SDO6 SDO7	43 42 41 40 39 38 37 36	Output	Synchronous output	8-bit synchronous output pins.
VREF+	9	-	A/D reference power supply	Reference power supply pin for the A/D converter. This pin is generally used as $V_{REF+} = V_{DD5}$.
AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 AN8 AN9 AN10 AN11 AN12 AN13 AN14 AN15 AN16 AN17 AN18	1 2 3 4 5 6 7 8 100 99 98 97 96 95 94 93 92 91 90	Input	Analog input	Analog input pins to A/D converter.
IRQ0 IRQ1 IRQ2 IRQ3 IRQ4	31 32 33 34 35	Input	External interrupt input	External interrupt input pins.

Pins	Pin No.	I/O	Functions	Descriptions
ACZ0 ACZ1	31 32	Input	AC zero-cross input	Input pins to AC zero-cross detection circuit.
KEY0 KEY1 KEY2 KEY3 KEY4 KEY5 KEY6 KEY7	51 50 49 48 47 46 45 44	Input	KEY interrupt input	Input pins for interrupt based on ORed result of KEY inputs.
LED0 LED1 LED2 LED3 LED4 LED5 LED6 LED7	23 24 25 26 27 28 29 30	Output	LED driver	Large current output pins.
COM0 COM0A COM1 COM1A COM2 COM2A COM3 COM3A COM4A COM5A COM6A COM7A	42 46 41 45 40 44 39 43 42 41 40 39	Output	LCD common output	Common signal output pins for LCD display. Connect these pins to the common ports of LCD display panel.
VLC1 VLC2 VLC3	36 37 38	-	LCD power supply	Apply voltage of $5.5\text{ V} \geq V_{\text{LC1}} \geq V_{\text{LC2}} \geq V_{\text{LC3}} \geq 0\text{ V}$.

Pins	Pin No.	I/O	Functions	Descriptions
SEG0	43	Output	LCD segment output pins	Segment output pins for LCD display. Connect these pins to the segment ports of the LCD panel.
SEG1	44			
SEG2	45			
SEG3	46			
SEG4	47			
SEG5	48			
SEG6	49			
SEG7	50			
SEG8	51			
SEG9	52			
SEG10	53			
SEG11	54			
SEG12	55			
SEG13	56			
SEG14	57			
SEG15	58			
SEG16	59			
SEG17	60			
SEG18	61			
SEG19	62			
SEG20	63			
SEG21	64			
SEG22	65			
SEG23	66			
SEG24	67			
SEG25	68			
SEG26	69			
SEG27	70			
SEG28	71			
SEG29	72			
SEG30	73			
SEG31	74			
SEG32	75			
SEG33	76			
SEG34	77			
SEG35	78			
SEG36	79			
SEG37	80			
SEG38	81			
SEG39	82			
SEG40	83			
SEG41	84			
SEG42	85			
SEG43	86			
SEG44	87			
SEG45	88			
SEG46	89			
SEG47	90			
SEG48	91			
SEG49	92			
SEG50	93			
SEG51	94			
SEG52	95			
SEG53	96			
SEG54	97			
MMOD	18	Input	Memory mode control	Set to V_{DD5} -level or V_{SS} -level via pull-up (when BOOT mode is enabled) or pull-down (when BOOT mode is disabled) resistor.
DMOD	20	Input	Mode control	Set always to V_{DD5} -level with pull-up resistor.
RON	21	Input	Regulator control	When connecting the pull-up resistor with this pin, make it to 200 Ω or less. Set always to V_{DD5} -level.
XIN	8	Input	External slow clock input	When external slow clock is used, input through XIN pin.

1.4 Electrical Characteristics

When using this LSI, contact our sales offices for the product specifications.

Structure	CMOS integrated circuit
Application	General-purpose
Function	CMOS 8-bit single chip microcomputer

1.4.1 Absolute Maximum Ratings

A. Absolute Maximum Ratings *2 *3 *4

$V_{SS} = 0\text{ V}$

Parameter		Symbol	Rating	Unit	
A1	Power supply voltage	V_{DD5}	-0.3 to +7.0	V	
A2	Power supply voltage	V_{DD18}	-0.3 to +2.5		
A3	Input clamp current (ACZ)	I_C	-500 to +500	μA	
A4	Input pin voltage	V_I	-0.3 to $V_{DD5} + 0.3$ (upper limit 7.0 V)	V	
A5	Output pin voltage	V_O	-0.3 to $V_{DD5} + 0.3$ (upper limit 7.0 V)		
A6	I/O pin voltage	V_{IO1}	-0.3 to $V_{DD5} + 0.3$ (upper limit 7.0 V)		
A7	XI/XO pin voltage	V_{XIO}	-0.3 to $V_{DD18} + 0.3$ (upper limit 2.5 V)		
A8	Peak output current	LED output	I_{OL1} (peak)	30	mA
A9		Other than LED output	I_{OL2} (peak)	20	
A10		All pins	I_{OH} (peak)	-10	
A11	Average output current *1	LED output	I_{OL1} (avg)	20	
A12		Other than LED output	I_{OL2} (avg)	15	
A13		All pins	I_{OH} (avg)	-5	
A14	Power dissipation	P_T	400	mW	
A15	Operating ambient temperature	T_{opr}	-40 to +85	$^{\circ}\text{C}$	
A16	Storage temperature	T_{STG}	-55 to +125		

*1 Applied to any 100 ms period.

*2 Connect at least one capacitor of 0.1 μF and 1.0 μF or larger between pin VDD5 and pin VSS for the internal power voltage stabilization.

*3 Connect 0.1 μF and 1.0 μF capacitor between pin VDD18 and pin VSS, near the microcontroller according to the figure shown below for the internal power supply stabilization.




Figure:1.4.1 Capacitor Connection between VDD18 and VSS Pins

*4 The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

1.4.2 Operating Conditions

B. Operating Conditions

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ °C to }+85\text{ °C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

Power supply voltage *5

B1	Power supply voltage	V_{DD1}	$f_s \leq 20\text{ MHz}$ *7	2.7		5.5	V
B2		V_{DD2}	$f_s \leq 10\text{ MHz}$ *8	2.7		5.5	
B3		V_{DD3}	$f_s \leq 8\text{ MHz}$ *7	1.8		5.5	
B4		V_{DD4}	$f_s \leq 8\text{ MHz}$ *7, *9	2.0		5.5	
B5		V_{DD6}	$f_s \leq 4\text{ MHz}$ *8	1.8		5.5	
B6		V_{DD7}	$f_s \leq 4\text{ MHz}$ *8, *10	2.0		5.5	
B7		V_{DD8}	$f_s = 16.384\text{ kHz}$	1.8		5.5	
B8	RAM retention power supply voltage	V_{DD9}	During STOP mode	1.8		5.5	

Operating speed *6

B9	Instruction execution time f_s	t_{c1}	$V_{DD5} = 2.7\text{ V to }5.5\text{ V}$ *7	0.05			μs
B10		t_{c2}	$V_{DD5} = 2.7\text{ V to }5.5\text{ V}$ *8	0.10			
B11		t_{c3}	$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ *7	0.125			
B12		t_{c4}	$V_{DD5} = 2.0\text{ V to }5.5\text{ V}$ *7, *9	0.125			
B13		t_{c5}	$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ *8	0.25			
B14		t_{c6}	$V_{DD5} = 2.0\text{ V to }5.5\text{ V}$ *8, *10	0.25			
B15		t_{c7}	$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$	61			

*5 f_s : Machine clock frequency

*6 t_{c1} to 6: when the machine clock is selected from external high-speed oscillation, internal high-speed oscillation, or both the oscillations multiplied by PLL.
 t_{c7} : when the machine clock is selected from external low-speed oscillation or internal low-speed oscillation.

*7 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b1"

*8 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b0"

*9 When setting $f_{rc}=16\text{ MHz}$, $f_s=f_{rc}/2$

*10 When setting $f_{rc}=16\text{ MHz}$, $f_s=f_{rc}/4$

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}$


Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

External Oscillator 1 Figure:1.4.2

B16	Frequency	f_{hosc1}	V_{DD5} is within the specified operating power supply voltage range. (Refer to the ratings B1 to B6 for the specified operating power supply voltage range)	2.0	10	MHz
B17	Internal feedback resistor	R_{f10}	$V_{\text{DD5}} = 5.0\text{ V}$	980		$\text{k}\Omega$


External Oscillator 2 Figure:1.4.3

B18	Frequency	f_{sosc1}	$V_{\text{DD5}} = 1.8\text{ V to } 5.5\text{ V}$	32.768		kHz
B19	Internal feedback resistor	R_{f20}	$V_{\text{DD5}} = 5.0\text{ V}$	16.0		$\text{M}\Omega$



Feedback resistor is embedded.

Figure:1.4.2 External Oscillator 1



Feedback resistor is embedded.

Figure:1.4.3 External Oscillator 2



Connect external capacitors suited for the used oscillator.
When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor.
Please consult the oscillator manufacturer and perform matching tests to determine the appropriate values of external capacitors.

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$
 $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

External clock input 1 OSC1 (OSC2 is unconnected)

B20	Clock frequency	f_{hosc2}		2		10.0	MHz
B21	High-level pulse width *11	t_{wh1}	Figure:1.4.4	45			ns
B22	Low-level pulse width *11	t_{wl1}		45			
B23	Rising time	t_{wr1}	Figure:1.4.4	0		5.0	
B24	Falling time	t_{wf1}		0		5.0	

External clock input 2 XIN

B25	Clock frequency	f_{sosc2}			32.768		kHz
B26	High-level pulse width *11	t_{wh2}	Figure:1.4.5		4.5		μs
B27	Low-level pulse width *11	t_{wl2}			4.5		
B28	Rising time	t_{wr2}	Figure:1.4.5	0		20	ns
B29	Falling time	t_{wf2}		0		20	

*11 The clock duty ratio should be 45% to 55%




Figure:1.4.4 OSC1 Timing Chart




Figure:1.4.5 XIN Timing Chart



Pin XI and XO are used for self-excited oscillation only. therefore, do not use for separately-excited oscillation.

1.4.3 DC Characteristics

C. DC Characteristics

$V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	
Power supply current *13						
C1	Power supply current during operation	I_{DD1}	fosc=10 MHz [Double-speed mode: fs=fosc] $V_{DD5}=5\text{ V}$ (PLL is not used) *14	5	14	mA
C2		I_{DD2}	fosc=4 MHz [Multiply by 10: fs=20 MHz] $V_{DD5}=5\text{ V}$ (PLL is used) *14	8	18	
C3		I_{DD3}	fx=32.768 kHz [fs=fx/2] $V_{DD5}=3\text{ V}$ $T_a=25\text{ }^\circ\text{C}$ CPU executes the program in ROM.	35	65	μA
C4			fx=32.768 kHz [fs=fx/2] $V_{DD5}=3\text{ V}$ $T_a=85\text{ }^\circ\text{C}$ CPU executes the program in ROM.		150	
C5		I_{DD4}	fx=32.768 kHz [fs=fx/2] $V_{DD5}=3\text{ V}$ $T_a=25\text{ }^\circ\text{C}$ CPU executes the program in RAM. *15	5	20	
C6			fx=32.768 kHz [fs=fx/2] $V_{DD5}=3\text{ V}$ $T_a=85\text{ }^\circ\text{C}$ CPU executes the program in RAM. *15		65	
C7	Power supply current during HALT1 mode	I_{DD5}	fx=32.768 kHz, $V_{DD5}=3\text{ V}$ $T_a=25\text{ }^\circ\text{C}$	3	10	
C8			fx=32.768 kHz, $V_{DD5}=3\text{ V}$ $T_a=85\text{ }^\circ\text{C}$		50	
C9	Power supply current during LP1 mode	I_{DD6}	fx=32.768 kHz, $V_{DD5}=3\text{ V}$ $T_a=25\text{ }^\circ\text{C}$	2	9	
C10			fx=32.768 kHz, $V_{DD5}=3\text{ V}$ $T_a=85\text{ }^\circ\text{C}$		50	
C11	Power supply current during STOP mode	I_{DD7}	$V_{DD5}=5\text{ V}$, $T_a=25\text{ }^\circ\text{C}$	1	5	
C12			$V_{DD5}=5\text{ V}$, $T_a=85\text{ }^\circ\text{C}$		45	

*13 Measured without loading (pull-up and pull-down resistors are not connected.)

I_{DD1} to I_{DD2} are measured on the following condition that:

1. Set the all I/O pins to input mode.
2. Set CPU mode to <NORMAL mode>.
3. Fix MMOD pin at V_{SS} -level and input pin at V_{DD5} -level.
4. Input the square wave of 10 MHz (4 MHz), which has amplitude of V_{DD5} and V_{SS} potential, from OSC11 pin.

I_{DD3} and I_{DD4} are measured on the following condition that:

1. Set the all I/O pins to input mode.
2. Set CPU mode to <SLOW mode>.
3. Fix MMOD pin at V_{SS} -level and input pin at V_{DD5} -level.

I_{DD5} is measured on the following condition that:

1. Set the all I/O pins to input mode.
2. Set CPU mode to <HALT1 mode>.
3. Fix MMOD pin at V_{SS} -level and input pin at V_{DD5} -level.

I_{DD6} is measured on the following condition that:

1. Set the all I/O pins to input mode.
2. Set CPU mode to <LP1 mode>.
3. Fix MMOD pin at V_{SS}-level and input pin at V_{DD5}-level.

I_{DD7} is measured on the following condition that:

1. Set the CPU mode to <STOP mode>.
2. Fix MMOD pin at V_{SS}-level and input pin at V_{DD5}-level.
3. Open OSC1 pin.

*14 When bp2 of HANDSHAKE register (0x03F06) is set to "1'b1"

*15 When bp3 of FEWSPD register (0x03FBF) to "1'b1"

V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V
Ta = -40 °C to +85 °C

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

Input pin 1 RON

C13	Input high voltage	V _{IH1}	0.8V _{DD5}		V _{DD5}	V
C14	Input low voltage	V _{IL1}	0		0.2V _{DD5}	

Input pin 2 ATRST, MMOD

C15	Input high voltage	V _{IH2}	0.8V _{DD5}		V _{DD5}	V
C16	Input low voltage	V _{IL2}	0		0.2V _{DD5}	
C17	Input leakage current	I _{LK1}	V _{IN} = 0 V to V _{DD5}		± 2	μA

Input pin 3 DMOD

C18	Input high voltage	V _{IH3}	0.8V _{DD5}		V _{DD5}	V
C19	Input low voltage	V _{IL3}	0		0.2V _{DD5}	
C20	Pull-up resistor	R _{RH1}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON		10 50 100	kΩ

Input pin 4 P27/NRST

C21	Input high voltage	V _{IH4}	0.8V _{DD5}		V _{DD5}	V
C22	Input low voltage	V _{IL4}	0		0.15V _{DD5}	
C23	Pull-up resistor	R _{RH2}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON		10 50 100	kΩ

I/O pin 1 P00 to P07

C24	Input high voltage	V _{IH5}	0.8V _{DD5}		V _{DD5}	V
C25	Input low voltage	V _{IL5}	0		0.2V _{DD5}	
C26	Input leakage current	I _{LK2}	V _{IN} = 0 V to V _{DD5}		± 2	μA
C27	Pull-up resistor	R _{RH3}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON		10 50 100	kΩ
C28	Pull-down resistor	R _{RL1}	V _{DD5} = 5 V, V _{IN} = V _{DD5} Pull-down resistor ON		10 50 100	

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter		Symbol	Conditions	Rating			Unit
				MIN	TYP	MAX	
C29	Output high voltage	V_{OH1}	$V_{DD5} = 5.0\text{ V}$, $I_{OH} = -0.5\text{ mA}$	4.5			V
C30	Output low voltage 1	V_{OL1}	$V_{DD5} = 5.0\text{ V}$, $I_{OL} = 1.0\text{ mA}$ LED output OFF			0.5	
C31	Output low voltage 2	V_{OL2}	$V_{DD5} = 5.0\text{ V}$, $I_{OL} = 15.0\text{ mA}$ LED output ON			1.0	

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

I/O pin 2 P20 to P24, P30 to P36, P61 to P67, P80 to P87, P92 to P95, PB0 to PB7

C32	Input high voltage	V_{IH6}		$0.8V_{DD5}$		V_{DD5}	V
C33	Input low voltage	V_{IL6}		0		$0.2V_{DD5}$	
C34	Input leakage current	I_{LK3}	$V_{IN} = 0\text{ V to }V_{DD5}$			± 2	μA
C35	Pull-up resistor	R_{RH4}	$V_{DD5} = 5\text{ V}, V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	$\text{k}\Omega$
C36	Output high voltage	V_{OH2}	$V_{DD5} = 5.0\text{ V}, I_{OH} = -0.5\text{ mA}$	4.5			V
C37	Output low voltage	V_{OL3}	$V_{DD5} = 5.0\text{ V}, I_{OL} = 1.0\text{ mA}$			0.5	

I/O pin 3 P10 to P16, P40 to P47, P50 to P57, P70 to P77

C38	Input high voltage	V_{IH7}		$0.8V_{DD5}$		V_{DD5}	V
C39	Input low voltage	V_{IL7}		0		$0.2V_{DD5}$	
C40	Input leakage current	I_{LK4}	$V_{IN} = 0\text{ V to }V_{DD5}$			± 2	μA
C41	Pull-up resistor	R_{RH5}	$V_{DD5} = 5\text{ V}, V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	$\text{k}\Omega$
C42	Pull-down resistor	R_{RL2}	$V_{DD5} = 5\text{ V}, V_{IN} = V_{DD5}$ Pull-down resistor ON	10	50	100	
C43	Output high voltage	V_{OH3}	$V_{DD5} = 5.0\text{ V}, I_{OH} = -0.5\text{ mA}$	4.5			V
C44	Output low voltage	V_{OL4}	$V_{DD5} = 5.0\text{ V}, I_{OL} = 1.0\text{ mA}$			0.5	

I/O pin 4 PA0 to PA7

C45	Input high voltage	V_{IH8}	*16	$0.8V_{DD5}$		V_{DD5}	V
C46	Input high voltage	V_{IH9}	*17	$0.54V_{DD5}$		V_{DD5}	
C47	Input low voltage	V_{IL8}		0		$0.2V_{DD5}$	
C48	Input leakage current	I_{LK5}	$V_{IN} = 0\text{ V to }V_{DD5}$			± 2	μA
C49	Pull-up resistor	R_{RH6}	$V_{DD5} = 5\text{ V}, V_{IN} = V_{SS}$ Pull-up resistor ON	10	50	100	$\text{k}\Omega$
C50	Output high voltage	V_{OH4}	$V_{DD5} = 5.0\text{ V}, I_{OH} = -0.5\text{ mA}$	4.5			V
C51	Output low voltage	V_{OL5}	$V_{DD5} = 5.0\text{ V}, I_{OL} = 1.0\text{ mA}$			0.5	

*16 When bp2 of SWCNT register (0x03E8F) is set to "1'b0".

*17 When bp2 of SWCNT register (0x03E8F) is set to "1'b1".

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

Input pin 5 P20, P21 (during used as ACZ)

C52	Input high voltage 1	V_{DHH}	Figure:1.4.6	4.5			V
C53	Input high voltage 2	V_{DHL}		1.5			
C54	Input low voltage 1	V_{DLH}				3.5	
C55	Input low voltage 2	V_{DLL}				0.5	
C56	Input clamp current	I_{C1}	$V_{IN} > V_{DD5}, V_{IN} < 0\text{ V}$			± 500	μA

Display output pin 1 COM0 to COM3, COM0A to COM3A (At V_{LC1}, V_{SS} voltage output)

C57	Output impedance	Z_{OCOM1}	$V_{DD5} = V_{LC1} = 5.0\text{ V}$ $I_{com} = 10\text{ }\mu\text{A}$			0.6	V
-----	------------------	-------------	--	--	--	-----	---

Display output pin 2

SEG0 to SEG54 (At V_{LC1}, V_{SS} voltage output) *18

C58	Output impedance	Z_{OSEG1}	$V_{DD5} = V_{LC1} = 5.0\text{ V}$ $I_{seg} = 2\text{ }\mu\text{A}$			0.6	V
-----	------------------	-------------	---	--	--	-----	---

Display power pin 1 VLC1, VLC2, VLC3

C59	Internal dividing resistor	R_{VL1}	$T_a = +25\text{ }^\circ\text{C}$ (Impedance between VLC1 and VSS) *19	15	30	60	$\text{k}\Omega$
C60		R_{VL2}		30	60	120	
C61		R_{VL3}		145	300	570	
C62		R_{VL4}		320	660	1260	

*18 COM0 to COM3 and COM0A to COM3A can be switched to general purpose ports individually. (COM0A to COM3A are shared with SEG0 to SEG3)

*19 Total resistance of 3 resistors between VLC1 and VLC2, VLC2 and VLC3, VLC3 and VSS.

1.4.4 AC Characteristics

D. AC Characteristics

$V_{DD5} = 5.0\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	

D. ACZ pin

D1	Rising time	t_{rs}	Figure:1.4.6	30		μS
D2	Falling time	t_{fs}		30		




Figure:1.4.6 AC zero-volt detection circuit operation

1.4.5 A/D Converter Characteristics

E. A/D Converter Characteristics *20

$V_{DD5} = 5.0\text{ V}$, $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C}$ to $+85\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	Rating			Unit	
			MIN	TYP	MAX		
E1	Resolution				10	Bits	
E2	Non-linearity error 1	$V_{DD5} = 5.0\text{ V}$, $V_{SS} = 0\text{ V}$ $V_{REF+} = 5.0\text{ V}$ $T_{AD} = 800\text{ ns}$			± 3	LSB	
E3	Differential linearity error 1				± 3		
E4	Zero transition voltage	$V_{DD5} = 5.0\text{ V}$, $V_{SS} = 0\text{ V}$ $V_{REF+} = 5.0\text{ V}$ $T_{AD} = 800\text{ ns}$		10	30	mV	
E5	Full-scale transition voltage		4970	4990			
E6	A/D conversion time	$T_{AD} = 800\text{ ns}$	12.93			μs	
E7		$f_x = 32.768\text{ kHz}$, $T_{AD} = 15.26\text{ }\mu\text{s}$	427.25				
E8	Sampling time	$T_{AD} = 800\text{ ns}$	1.6				
E9		$f_x = 32.768\text{ kHz}$, $T_{AD} = 15.26\text{ }\mu\text{s}$	30.52				
E10	Reference voltage	V_{REF+}	1.8		V_{DD5}	V	
E11	Analog input voltage		V_{SS}		V_{REF+}		
E12	Analog input leakage current	Channel OFF $V_{ADIN} = V_{SS}$ to V_{DD5}			± 2	μA	
E13	Reference voltage pin input leakage current	Ladder resistance OFF $V_{SS} \leq V_{REF+} \leq V_{DD5}$			± 5		
E14	Ladder resistance	R_{LADD}	$V_{DD5} = 5.0\text{ V}$	15	40	80	$\text{k}\Omega$

*20 T_{AD} is A/D conversion clock cycle.
The values of E2 to E5 are guaranteed on the condition of $V_{DD5} = V_{REF+} = 5\text{ V}$, $V_{SS} = 0\text{ V}$.

1.4.6 Auto Reset Characteristics

F. Auto Reset Characteristics

$$V_{DD5} = V_{RST} \text{ to } 5.5 \text{ V } V_{SS} = 0 \text{ V}$$

$$T_a = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$$

Parameter	Symbol	Conditions	Rating			Unit	
			MIN	TYP	MAX		
Power supply voltage							
F1	Operating supply voltage	V_{DD9}	Auto reset is used	V_{RST}		5.5	V
Power supply voltage							
F2	Power detection level	V_{RST1}	At rising	1.90	2.20	2.45	V
F3	Power detection level	V_{RST2}	At falling	1.80	1.90	2.00	V
F4	Supply voltage change rate	$\Delta t/\Delta V$		2			ms/V
Consumption current							
F5	Auto reset power consumption	I_{DD8}	$V_{DD5} = 5 \text{ V}$		1.5	3	μA

1.4.7 Power Supply Voltage Detection Circuit

G. Power Supply Voltage Detection Circuit

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit	
			MIN	TYP	MAX		
Power supply voltage detection level							
G1	Power supply voltage detection level 1-1	V_{LVI11}	At rising	3.8	4.0	4.2	V
G2	Power supply voltage detection level 1-2	V_{LVI12}	At falling	3.7	3.9	4.1	
G3	Power supply voltage detection level 2-1	V_{LVI21}	At rising	2.7	2.8	2.9	
G4	Power supply voltage detection level 2-2	V_{LVI22}	At falling	2.6	2.7	2.8	
G5	Minimum pulse width	T_W		20	60		μs
G6	Supply voltage change rate	$\Delta t/\Delta V$		2			ms/V
Consumption current							
G7	Consumption current in power supply voltage detection circuit	I_{DD16}	$V_{DD5} = 5.0\text{ V}$		2	4	μA

1.4.8 Internal Oscillation Circuit

H. Internal High-speed Oscillation Circuit

$V_{DD5} = 2.0\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit	
			MIN	TYP	MAX		
H1	Internal high-speed oscillation circuit frequency	f_{rc16}		15.2	16	16.8	MHz

I. Internal Low-speed Oscillation Circuit

$V_{DD5} = 1.8\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^\circ\text{C to }+85\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Rating			Unit	
			MIN	TYP	MAX		
I1	Internal low-speed oscillation circuit frequency	f_{rcs}		29.2	32.5	35.8	kHz

1.4.9 Flash EEPROM Program Conditions

J. Flash EEPROM Program Conditions

$V_{DD5} = 2.7\text{ V to }5.5\text{ V}$ $V_{SS} = 0\text{ V}$
 $T_a = -40\text{ }^{\circ}\text{C to }+85\text{ }^{\circ}\text{C}$

Parameter	Symbol	Conditions	Rating			Unit
			MIN	TYP	MAX	
J1 Data retention period		Guaranteed programming times 1000 times	10			Year

1.5 Package Dimension

- Package code: LQFP100-P-1414C Unit: mm




Figure:1.5.1 100-pin LQFP Package Dimension



This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, “Insecure Usage”.

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer’s risk, and in the event that third parties lay claims to Nuvoton as a result of customer’s Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*